

4. In each quadruple, the sub-blocks are placed as a matrix, like 8 columns and 8 rows.
5. The bus of address and data to write or match are routed to the mid-point at each side and then sent to the center of the chip or CAM unit.
6. The writing data are sent to the right side or left side based on the first level decoding, then sent to the particular column based on the second level decoding, then are sent to the particular sub-block based on the third level decoding.
7. Only the reading out data take the data bus at different level, say, only the particular sub-block in each column will take the bus and among 8 columns, only the column in which there is a reading sub-block will take the data bus.
8. On search or match case, only the highest priority hit sub-block will take the Match Address result bus on that column among the 8 sub-blocks, then only the highest priority hit column will take the Match Address result bus among the 8 columns.
9. The data writing can be pipelined into multi-cycle.
10. The address decoding of data writing can be divided into multi-cycle.
11. For reading data, the address decoding can be divided into multi-cycle.
12. The data read out can be divided into multi-cycle.
13. The address match or search can be divided into multi-cycle.
14. The priority encoding can be divided into multi-cycle.
15. Each sub-block is an independent sub-block with its own address decoding and write and read buffer as well as priority encoding.
16. Each sub-block is identical on the internal design and interface.
17. The logic interface in each column among each sub-block is identical.
18. The logic interface among each column for four quadruples is identical.